The method of logical effort, a term coined by Ivan Sutherland and Bob Sproull in 1991, is a straightforward technique used to estimate delay in a CMOS circuit. Used properly, it can aid in selection of gates for a given function (including the number of stages necessary) and sizing gates to achieve the minimum delay possible for a circuit.
Read more about Logical Effort: Derivation of Delay in A Logic Gate, Procedure For Calculating The Logical Effort of A Single Stage, Multistage Logic Networks
Famous quotes containing the words logical and/or effort:
“A picture whose pictorial form is logical form is called a logical picture.”
—Ludwig Wittgenstein (1889–1951)
“Had I been less resolved to work, I would perhaps had made an effort to begin immediately. But since my resolution was formal and before twenty four hours, in the empty slots of the next day where everything fit so nicely because I was not yet there, it was better not to choose a night at which I was not well-disposed for a debut to which the following days proved, alas, no more propitious.... Unfortunately, the following day was not the exterior and vast day which I had feverishly awaited.”
—Marcel Proust (1871–1922)