The method of logical effort, a term coined by Ivan Sutherland and Bob Sproull in 1991, is a straightforward technique used to estimate delay in a CMOS circuit. Used properly, it can aid in selection of gates for a given function (including the number of stages necessary) and sizing gates to achieve the minimum delay possible for a circuit.
Read more about Logical Effort: Derivation of Delay in A Logic Gate, Procedure For Calculating The Logical Effort of A Single Stage, Multistage Logic Networks
Famous quotes containing the words logical and/or effort:
“The novel is not “a crazy quilt of bits”; it is a logical sequence of psychological events: the movements of stars may seem crazy to the simpleton, but wise men know the comets come back.”
—Vladimir Nabokov (1899–1977)
“The effort to calculate exactly what the voters want at each particular moment leaves out of account the fact that when they are troubled the thing the voters most want is to be told what to want.”
—Walter Lippmann (1889–1974)