Ultra SPARC T2 - Core Pipeline

Core Pipeline

There are 8 stages for integer operations, instead of 6 in the T1.

Processor Stages
T1's pipeline Fetch -------> Thread Selection Decode Execute Memory Access -------> Writeback
T2's pipeline Fetch Cache Thread Selection Decode Execute Memory Access Bypass Writeback

Read more about this topic:  Ultra SPARC T2

Famous quotes containing the words core and/or pipeline:

    “It is possible to have a strong self-love without any self-satisfaction, rather with a self-discontent which is the more intense because one’s own little core of egoistic sensibility is a supreme care.”
    —George Eliot [Mary Ann (or Marian)

    “Even in the pink crib
    the somehow deficient,
    the somehow maimed,
    are thought to have
    a special pipeline to the mystical....”
    —Anne Sexton (1928–1974)