Ultra SPARC T2 - Core Pipeline

Core Pipeline

There are 8 stages for integer operations, instead of 6 in the T1.

Processor Stages
T1's pipeline Fetch -------> Thread Selection Decode Execute Memory Access -------> Writeback
T2's pipeline Fetch Cache Thread Selection Decode Execute Memory Access Bypass Writeback

Read more about this topic:  Ultra SPARC T2

Famous quotes containing the words core and/or pipeline:

    “The threadbare trees, so poor and thin,
    They are no wealthier than I;
    But with as brave a core within
    They rear their boughs to the October sky.
    Poor knights they are which bravely wait
    The charge of Winter’s cavalry,
    Keeping a simple Roman state,
    Discumbered of their Persian luxury.”
    —Henry David Thoreau (1817–1862)

    “Even in the pink crib
    the somehow deficient,
    the somehow maimed,
    are thought to have
    a special pipeline to the mystical....”
    —Anne Sexton (1928–1974)