Ultra SPARC T2 - Core Pipeline

Core Pipeline

There are 8 stages for integer operations, instead of 6 in the T1.

Processor Stages
T1's pipeline Fetch -------> Thread Selection Decode Execute Memory Access -------> Writeback
T2's pipeline Fetch Cache Thread Selection Decode Execute Memory Access Bypass Writeback

Read more about this topic:  Ultra SPARC T2

Famous quotes containing the words core and/or pipeline:

    “In the core of God’s abysm,—
    Was a weed of self and schism;
    And ever the Daemonic Love
    Is the ancestor of wars,
    And the parent of remorse.”
    —Ralph Waldo Emerson (1803–1882)

    “Even in the pink crib
    the somehow deficient,
    the somehow maimed,
    are thought to have
    a special pipeline to the mystical....”
    —Anne Sexton (1928–1974)