Low-speed Serial Bus
XDR DRAMs are probed and configured using a low-speed serial bus. The RST, SCK, and CMD signals are driven by the controller to every chip in parallel. The SDI and SDO lines are daisy-chained together, with the last SDO output connected to the controller, and the first SDI input tied high (logic 0).
On reset, each chip drives its SDO pin low (1). When reset is released, a series of SCK pulses are sent to the chips. Each chip drives its SDO output high (0) one cycle after seeing its SDI input high (0). Further, it counts the number of cycles that elapse between releasing reset and seeing its SDI input high, and copies that count to an internal chip ID register. Commands sent by the controller over the CMD line include an address which must match the chip ID field.
Read more about this topic: XDR DRAM
Famous quotes containing the words serial and/or bus:
“An autobiography is an obituary in serial form with the last instalment missing.”
—Quentin Crisp (b. 1908)
“Literature transforms and intensifies ordinary language, deviates systematically from everyday speech. If you approach me at a bus stop and murmur “Thou still unravished bride of quietness,” then I am instantly aware that I am in the presence of the literary.”
—Terry Eagleton (b. 1943)