Multi-level Logic Minimization
See also: Logic optimization and Circuit minimizationTypical practical implementations of a logic function utilize a multi-level network of logic elements. Starting from an RTL description of a design, the synthesis tool constructs a corresponding multilevel Boolean network.
Next, this network is optimized using several technology-independent techniques before technology-dependent optimizations are performed. The typical cost function during technology-independent optimizations is total literal count of the factored representation of the logic function (which correlates quite well with circuit area).
Finally, technology-dependent optimization transforms the technology-independent circuit into a network of gates in a given technology. The simple cost estimates are replaced by more concrete, implementation-driven estimates during and after technology mapping. Mapping is constrained by factors such as the available gates (logic functions) in the technology library, the drive sizes for each gate, and the delay, power, and area characteristics of each gate.
Read more about this topic: Logic Synthesis
Famous quotes containing the word logic:
“Though living is a dreadful thing
And a dreadful thing is it
Life the niggard will not thank,
She will not teach who will not sing,
And what serves, on the final bank,
Our logic and our wit?”
—Philip Larkin (1922–1986)