Verilog - Race Conditions

Race Conditions

The order of execution isn't always guaranteed within Verilog. This can best be illustrated by a classic example. Consider the code snippet below:

initial a = 0; initial b = a; initial begin #1; $display("Value a=%b Value of b=%b",a,b); end

What will be printed out for the values of a and b? Depending on the order of execution of the initial blocks, it could be zero and zero, or alternately zero and some other arbitrary uninitialized value. The $display statement will always execute after both assignment blocks have completed, due to the #1 delay.

Read more about this topic:  Verilog

Famous quotes containing the words race and/or conditions:

    “It is always dangerous to generalise, but the American people, while infinitely generous, are a hard and strong race and, but for the few cemeteries I have seen, I am inclined to think they never die.”
    —Margot Asquith (1864–1945)

    “... we have every reason to rejoice when there are so many gains and when favorable conditions abound on every hand. The end is not yet in sight, but it can not be far away. The road before us is shorter than the road behind.”
    —Lucy Stone (1818–1893)