Verilog - Race Conditions

Race Conditions

The order of execution isn't always guaranteed within Verilog. This can best be illustrated by a classic example. Consider the code snippet below:

initial a = 0; initial b = a; initial begin #1; $display("Value a=%b Value of b=%b",a,b); end

What will be printed out for the values of a and b? Depending on the order of execution of the initial blocks, it could be zero and zero, or alternately zero and some other arbitrary uninitialized value. The $display statement will always execute after both assignment blocks have completed, due to the #1 delay.

Read more about this topic:  Verilog

Famous quotes containing the words race and/or conditions:

    “It now appears that the negro race is, more than any other, susceptible of rapid civilization. The emancipation is observed, in the islands, to have wrought for the negro a benefit as sudden as when a thermometer is brought out of the shade into the sun. It has given him eyes and ears.”
    —Ralph Waldo Emerson (1803–1882)

    “We have got onto slippery ice where there is no friction and so in a certain sense the conditions are ideal, but also, just because of that, we are unable to walk. We want to walk so we need friction. Back to the rough ground!”
    —Ludwig Wittgenstein (1889–1951)