Verilog - Race Conditions

Race Conditions

The order of execution isn't always guaranteed within Verilog. This can best be illustrated by a classic example. Consider the code snippet below:

initial a = 0; initial b = a; initial begin #1; $display("Value a=%b Value of b=%b",a,b); end

What will be printed out for the values of a and b? Depending on the order of execution of the initial blocks, it could be zero and zero, or alternately zero and some other arbitrary uninitialized value. The $display statement will always execute after both assignment blocks have completed, due to the #1 delay.

Read more about this topic:  Verilog

Famous quotes containing the words race and/or conditions:

    “Young women ... you are, in my opinion, disgracefully ignorant. You have never made a discovery of any sort of importance. You have never shaken an empire or led an army into battle. The plays by Shakespeare are not by you, and you have never introduced a barbarous race to the blessings of civilization. What is your excuse?”
    —Virginia Woolf (1882–1941)

    “The circuited city of the future will not be the huge hunk of concentrated real estate created by the railway. It will take on a totally new meaning under conditions of very rapid movement. It will be an information megalopolis.”
    —Marshall McLuhan (1911–1980)