Verilog - Race Conditions

Race Conditions

The order of execution isn't always guaranteed within Verilog. This can best be illustrated by a classic example. Consider the code snippet below:

initial a = 0; initial b = a; initial begin #1; $display("Value a=%b Value of b=%b",a,b); end

What will be printed out for the values of a and b? Depending on the order of execution of the initial blocks, it could be zero and zero, or alternately zero and some other arbitrary uninitialized value. The $display statement will always execute after both assignment blocks have completed, due to the #1 delay.

Read more about this topic:  Verilog

Famous quotes containing the words race and/or conditions:

    “I see the callus on his sole,
    The disappearing last of him
    And of his race starvation slim,
    Oh, years ago—ten thousand years.”
    —Robert Frost (1874–1963)

    “Under conditions of tyranny it is far easier to act than to think.”
    —Hannah Arendt (1906–1975)