In CPU design, a Sum Addressed Decoder or Sum Addressed Memory (SAM) Decoder is a method of reducing the latency of the CPU cache access. This is achieved by fusing the address generation sum operation with the decode operation in the cache SRAM.
Read more about Sum Addressed Decoder: Overview, Sum-addressed Cache: Collapse The Adder and Decoder, Ignoring The LSBs: Late Select On Carry, Match Generation, Gate Level Implementation, What Has Been Saved?, Further Optimizations: Predecode
Famous quotes containing the words sum and/or addressed:
“Never is a historic deed already completed when it is done but always only when it is handed down to posterity. What we call “history” by no means represents the sum total of all significant deeds.... World history ... only comprises that tiny lighted sector which chanced to be placed in the spotlight by poetic or scholarly depictions.”
—Stefan Zweig (18811942)
“Essays, entitled critical, are epistles addressed to the public, through which the mind of the recluse relieves itself of its impressions.”
—Margaret Fuller (1810–1850)