In CPU design, a Sum Addressed Decoder or Sum Addressed Memory (SAM) Decoder is a method of reducing the latency of the CPU cache access. This is achieved by fusing the address generation sum operation with the decode operation in the cache SRAM.
Read more about Sum Addressed Decoder: Overview, Sum-addressed Cache: Collapse The Adder and Decoder, Ignoring The LSBs: Late Select On Carry, Match Generation, Gate Level Implementation, What Has Been Saved?, Further Optimizations: Predecode
Famous quotes containing the words sum and/or addressed:
“I was brought up to believe that the only thing worth doing was to add to the sum of accurate information in the world.”
—Margaret Mead (1901–1978)
“A noble person confers no such gift as his whole confidence: none so exalts the giver and the receiver; it produces the truest gratitude. Perhaps it is only essential to friendship that some vital trust should have been reposed by the one in the other. I feel addressed and probed even to the remotest parts of my being when one nobly shows, even in trivial things, an implicit faith in me.... A threat or a curse may be forgotten, but this mild trust translates me.”
—Henry David Thoreau (1817–1862)