In CPU design, a Sum Addressed Decoder or Sum Addressed Memory (SAM) Decoder is a method of reducing the latency of the CPU cache access. This is achieved by fusing the address generation sum operation with the decode operation in the cache SRAM.
Read more about Sum Addressed Decoder: Overview, Sum-addressed Cache: Collapse The Adder and Decoder, Ignoring The LSBs: Late Select On Carry, Match Generation, Gate Level Implementation, What Has Been Saved?, Further Optimizations: Predecode
Famous quotes containing the words sum and/or addressed:
“We didn’t come to dig in Egypt for medals. Much more is learned from studying bits of broken pottery than from all the sensational finds. Our job is to increase the sum of human knowledge of the past, not to satisfy our own curiosity.”
—John L. Balderston (1899–1954)
“Must! Is must a word to be addressed to princes? Little man, little man! thy father, if he had been alive, durst not have used that word.”
—Elizabeth I (1533–1603)