In semiconductor design, standard cell methodology is a method of designing application-specific integrated circuits (ASICs) with mostly digital-logic features. Standard cell methodology is an example of design abstraction, whereby a low-level very-large-scale integration (VLSI) layout is encapsulated into an abstract logic representation (such as a NAND gate). Cell-based methodology (the general class to which standard cells belong) makes it possible for one designer to focus on the high-level (logical function) aspect of digital design, while another designer focuses on the implementation (physical) aspect. Along with semiconductor manufacturing advances, standard cell methodology has helped designers scale ASICs from comparatively simple single-function ICs (of several thousand gates), to complex multi-million gate system-on-a-chip (SoC) devices.
Read more about Standard Cell: Construction of A Standard Cell, Library, Application of Standard Cell, Routing, Other Cell-based Methodologies, Complexity Measure
Famous quotes containing the words standard and/or cell:
“There is a certain standard of grace and beauty which consists in a certain relation between our nature, such as it is, weak or strong, and the thing which pleases us. Whatever is formed according to this standard pleases us, be it house, song, discourse, verse, prose, woman, birds, rivers, trees, room, dress, and so on. Whatever is not made according to this standard displeases those who have good taste.”
—Blaise Pascal (1623–1662)
“There’s not one part of his physical being that’s like that of human beings. From his warped brain down to the tiniest argumentative cell of his huge carcass, he’s unearthly.”
—Willis Cooper. Rowland V. Lee. Wolf von Frankenstein (Basil Rathbone)