Exceptions Related To The TSS
The x86 exception vector 10 is called the Invalid TSS exception (#TS). It is issued by the processor whenever something goes wrong with the TSS access. For example, if an interrupt happens in CPL=3 and is transferring control to CPL=0, the TSS is used to extract SS0 and ESP0/RSP0 for the stack switch. If the task register holds a bad TSS selector, a #TS fault will be generated. The Invalid TSS exception should never happen during normal operating system operation and is always related to kernel bugs or hardware failure.
For more details on TSS exceptions, see Volume 3a, Chapter 6 of the IA-32 manual.
Read more about this topic: Task State Segment
Famous quotes containing the words exceptions and/or related:
“Every declaration of love contains an unstated list of exceptions and demands.”
—Mason Cooley (b. 1927)
“Becoming responsible adults is no longer a matter of whether children hang up their pajamas or put dirty towels in the hamper, but whether they care about themselves and others—and whether they see everyday chores as related to how we treat this planet.”
—Eda Le Shan (20th century)