System Verilog - Verification Features

Verification Features

The following verification features are typically not synthesizable. Instead, they assist in the creation of extensible, flexible test benches.

Read more about this topic:  System Verilog

Famous quotes containing the words verification and/or features:

    A fact is a proposition of which the verification by an appeal to the primary sources of our knowledge or to experience is direct and simple. A theory, on the other hand, if true, has all the characteristics of a fact except that its verification is possible only by indirect, remote, and difficult means.
    Chauncey Wright (1830–1875)

    These, then, will be some of the features of democracy ... it will be, in all likelihood, an agreeable, lawless, particolored commonwealth, dealing with all alike on a footing of equality, whether they be really equal or not.
    Plato (c. 427–347 B.C.)