System Verilog - Verification Features

Verification Features

The following verification features are typically not synthesizable. Instead, they assist in the creation of extensible, flexible test benches.

Read more about this topic:  System Verilog

Famous quotes containing the words verification and/or features:

    Science is a system of statements based on direct experience, and controlled by experimental verification. Verification in science is not, however, of single statements but of the entire system or a sub-system of such statements.
    Rudolf Carnap (1891–1970)

    Each reader discovers for himself that, with respect to the simpler features of nature, succeeding poets have done little else than copy his similes.
    Henry David Thoreau (1817–1862)