Physical verification is a process whereby an IC layout design is checked via EDA software tools to see if it meets certain criteria. Verification involves DRC (Design rule check), LVS (Layout versus schematic), ERC (Electrical Rule Check), XOR (Exclusive OR), and Antenna Checks.
Read more about Physical Verification: XOR Check, Antenna Check, ERC (Electrical Rule Check)
Famous quotes containing the words physical and/or verification:
“A separation situation is different for adults than it is for children. When we were very young children, a physical separation was interpreted as a violation of our inalienable rights....As we grew older, the withdrawal of love, whether that meant being misunderstood, mislabeled or slighted, became the separation situation we responded to.”
—Roger Gould (20th century)
“Science is a system of statements based on direct experience, and controlled by experimental verification. Verification in science is not, however, of single statements but of the entire system or a sub-system of such statements.”
—Rudolf Carnap (1891–1970)