Taxonomy of Yield Loss Mechanisms
The most important yield loss models (YLMs) for VLSI ICs can be classified into several categories based on their nature.
- Functional yield loss is still the dominant factor and is caused by mechanisms such as misprocessing (e.g., equipment-related problems), systematic effects such as printability or planarization problems, and purely random defects.
- High-performance products may exhibit parametric design marginalities caused by either process fluctuations or environmental factors (such as supply voltage or temperature).
- The test-related yield losses, which are caused by incorrect testing, can also play a significant role.
Read more about this topic: Design For Manufacturability (IC)
Famous quotes containing the words yield and/or loss:
“Truth, Sir, is a cow which will yield such people no more milk, and so they are gone to milk the bull.”
—Samuel Johnson (1709–1784)
“I have never worked for fame or praise, and shall not feel their loss as I otherwise would. I have never for a moment lost sight of the humble life I was born to, its small environments, and the consequently little right I had to expect much of myself, and shall have the less to censure, or upbraid myself with for the failures I must see myself make.”
—Clara Barton (1821–1912)