Taxonomy of Yield Loss Mechanisms
The most important yield loss models (YLMs) for VLSI ICs can be classified into several categories based on their nature.
- Functional yield loss is still the dominant factor and is caused by mechanisms such as misprocessing (e.g., equipment-related problems), systematic effects such as printability or planarization problems, and purely random defects.
- High-performance products may exhibit parametric design marginalities caused by either process fluctuations or environmental factors (such as supply voltage or temperature).
- The test-related yield losses, which are caused by incorrect testing, can also play a significant role.
Read more about this topic: Design For Manufacturability (IC)
Famous quotes containing the words yield and/or loss:
“You win the victory when you yield to friends.”
—Sophocles (497–406/5 B.C.)
“War is bestowed like electroshock on the depressive nation; thousands of volts jolting the system, an artificial galvanizing, one effect of which is loss of memory. War comes at the end of the twentieth century as absolute failure of imagination, scientific and political. That a war can be represented as helping a people to “feel good” about themselves, their country, is a measure of that failure.”
—Adrienne Rich (b. 1929)