Classic RISC Pipeline
In the history of computer hardware, some early reduced instruction set computer central processing units (RISC CPUs) used a very similar architectural solution, now called a classic RISC pipeline. Those CPUs were: MIPS, SPARC, Motorola 88000, and later DLX.
Each of these classic scalar RISC designs fetched and attempted to execute one instruction per cycle. The main common concept of each design was a five-stage execution instruction pipeline. During operation, each pipeline stage would work on one instruction at a time.
Each of these stages consisted of an initial set of flip-flops, and combinational logic which operated on the outputs of those flops.
Read more about Classic RISC Pipeline: Hazards, Exceptions, Cache Miss Handling
Famous quotes containing the words classic and/or pipeline:
“One classic American landscape haunts all of American literature. It is a picture of Eden, perceived at the instant of history when corruption has just begun to set in. The serpent has shown his scaly head in the undergrowth. The apple gleams on the tree. The old drama of the Fall is ready to start all over again.”
—Jonathan Raban (b. 1942)
“Even in the pink crib
the somehow deficient,
the somehow maimed,
are thought to have
a special pipeline to the mystical....”
—Anne Sexton (1928–1974)