Time Stamp Counter

The Time Stamp Counter (TSC) is a 64-bit register present on all x86 processors since the Pentium. It counts the number of cycles since reset. The instruction RDTSC returns the TSC in EDX:EAX. In x86-64 mode, RDTSC also clears the higher 32 bits of RAX. Its opcode is 0F 31. Pentium competitors such as the Cyrix 6x86 did not always have a TSC and may consider RDTSC an illegal instruction. Cyrix included a Time Stamp Counter in their MII.

Read more about Time Stamp Counter:  Use, Implementation in Various Processors, Operating System Support, Other Architectures

Famous quotes containing the words time, stamp and/or counter:

    O time that cut’st down all!
    And scarce leav’st here
    Memoriall
    Of any men that were.
    Robert Herrick (1591–1674)

    Was it an intellectual consequence of this ‘rebirth,’ of this new dignity and rigor, that, at about the same time, his sense of beauty was observed to undergo an almost excessive resurgence, that his style took on the noble purity, simplicity and symmetry that were to set upon all his subsequent works that so evident and evidently intentional stamp of the classical master.
    Thomas Mann (1875–1955)

    Often, when there is a conflict between parent and child, at its very hub is an expectation that the child should be acting differently. Sometimes these expectations run counter what is known about children’s growth. They stem from remembering oneself, but usually at a slightly older age.
    Ellen Galinsky (20th century)