Time Stamp Counter

The Time Stamp Counter (TSC) is a 64-bit register present on all x86 processors since the Pentium. It counts the number of cycles since reset. The instruction RDTSC returns the TSC in EDX:EAX. In x86-64 mode, RDTSC also clears the higher 32 bits of RAX. Its opcode is 0F 31. Pentium competitors such as the Cyrix 6x86 did not always have a TSC and may consider RDTSC an illegal instruction. Cyrix included a Time Stamp Counter in their MII.

Read more about Time Stamp Counter:  Use, Implementation in Various Processors, Operating System Support, Other Architectures

Famous quotes containing the words time, stamp and/or counter:

    “First time strangers; second time friends.”
    —Chinese proverb.

    “Now stamp the Lord’s Prayer on a grain of rice,
    A Bible-leaved of all the written woods
    Strip to this tree: a rocking alphabet,
    Genesis in the root, the scarecrow word,
    And one light’s language in the book of trees.”
    —Dylan Thomas (1914–1953)

    “The individual protests against the world, but he doesn’t get beyond protest, he is just a single protester. When he wants to be more than that, he has to counter power with power, he has to oppose the system with another system.”
    —Friedrich Dürrenmatt (1921–1990)