Time Stamp Counter

The Time Stamp Counter (TSC) is a 64-bit register present on all x86 processors since the Pentium. It counts the number of cycles since reset. The instruction RDTSC returns the TSC in EDX:EAX. In x86-64 mode, RDTSC also clears the higher 32 bits of RAX. Its opcode is 0F 31. Pentium competitors such as the Cyrix 6x86 did not always have a TSC and may consider RDTSC an illegal instruction. Cyrix included a Time Stamp Counter in their MII.

Read more about Time Stamp Counter:  Use, Implementation in Various Processors, Operating System Support, Other Architectures

Famous quotes containing the words time, stamp and/or counter:

    If I be false, or swerve a hair from truth,
    When time is old and hath forgot itself,
    When waterdrops have worn the stones of Troy,
    And blind oblivion swallowed cities up,
    And mighty states characterless are grated
    To dusty nothing, yet let memory
    From false to false among false maids in love
    Upbraid my falsehood.
    William Shakespeare (1564–1616)

    If she must teem,
    Create her child of spleen, that it may live
    And be a thwart disnatured torment to her!
    Let it stamp wrinkles in her brow of youth,
    With cadent tears fret channels in her cheeks,
    Turn all her mother’s pains and benefits
    To laughter and contempt, that she may feel
    How sharper than a serpent’s tooth it is
    To have a thankless child!
    William Shakespeare (1564–1616)

    The technological landscape of the present day has enfranchised its own electorates—the inhabitants of marketing zones in the consumer goods society, television audiences and news magazine readerships... vote with money at the cash counter rather than with the ballot paper at the polling booth.
    —J.G. (James Graham)