Time Stamp Counter

The Time Stamp Counter (TSC) is a 64-bit register present on all x86 processors since the Pentium. It counts the number of cycles since reset. The instruction RDTSC returns the TSC in EDX:EAX. In x86-64 mode, RDTSC also clears the higher 32 bits of RAX. Its opcode is 0F 31. Pentium competitors such as the Cyrix 6x86 did not always have a TSC and may consider RDTSC an illegal instruction. Cyrix included a Time Stamp Counter in their MII.

Read more about Time Stamp Counter:  Use, Implementation in Various Processors, Operating System Support, Other Architectures

Famous quotes containing the words time, stamp and/or counter:

    Allow time to adjust the plow, then there will be plenty of plowing.
    —Estonian. Trans. by Ilse Lehiste (1993)

    Every man bears the whole stamp of the human condition.
    Michel de Montaigne (1533–1592)

    The technological landscape of the present day has enfranchised its own electorates—the inhabitants of marketing zones in the consumer goods society, television audiences and news magazine readerships... vote with money at the cash counter rather than with the ballot paper at the polling booth.
    —J.G. (James Graham)