Time Stamp Counter

The Time Stamp Counter (TSC) is a 64-bit register present on all x86 processors since the Pentium. It counts the number of cycles since reset. The instruction RDTSC returns the TSC in EDX:EAX. In x86-64 mode, RDTSC also clears the higher 32 bits of RAX. Its opcode is 0F 31. Pentium competitors such as the Cyrix 6x86 did not always have a TSC and may consider RDTSC an illegal instruction. Cyrix included a Time Stamp Counter in their MII.

Read more about Time Stamp Counter:  Use, Implementation in Various Processors, Operating System Support, Other Architectures

Famous quotes containing the words time, stamp and/or counter:

    When I first got here, every time you’d say “breast feeding” on the House floor there would be a snicker.... this has been happening since creation. Can we finally get a grip on it?
    Susan Molinari (b. 1958)

    Every man bears the whole stamp of the human condition.
    Michel de Montaigne (1533–1592)

    As deaths have accumulated I have begun to think of life and death as a set of balance scales. When one is young, the scale is heavily tipped toward the living. With the first death, the first consciousness of death, the counter scale begins to fall. Death by death, the scales shift weight until what was unthinkable becomes merely a matter of gravity and the fall into death becomes an easy step.
    Alison Hawthorne Deming (b. 1946)