In CPU design, a Sum Addressed Decoder or Sum Addressed Memory (SAM) Decoder is a method of reducing the latency of the CPU cache access. This is achieved by fusing the address generation sum operation with the decode operation in the cache SRAM.
Read more about Sum Addressed Decoder: Overview, Sum-addressed Cache: Collapse The Adder and Decoder, Ignoring The LSBs: Late Select On Carry, Match Generation, Gate Level Implementation, What Has Been Saved?, Further Optimizations: Predecode
Famous quotes containing the words sum and/or addressed:
“To sum up:
1. The cosmos is a gigantic fly-wheel making 10,000 revolutions a minute.
2. Man is a sick fly taking a dizzy ride on it.
3. Religion is the theory that the wheel was designed and set spinning to give him the ride.”
—H.L. (Henry Lewis)
“Must! Is must a word to be addressed to princes? Little man, little man! thy father, if he had been alive, durst not have used that word.”
—Elizabeth I (1533–1603)