Shelving Buffer

A shelving buffer is a technique used in computer processors to increase the efficiency of superscalar processors. It allows for multiple instructions to be dispatched at once regardless of the data dependencies between those instructions. This allows for out of order instruction issue to occur which increases the throughput of the microprocessor.

Read more about Shelving Buffer:  Background, Problems With Data Dependencies, How It Works?