Ultra SPARC T2 - Core Pipeline

Core Pipeline

There are 8 stages for integer operations, instead of 6 in the T1.

Processor Stages
T1's pipeline Fetch -------> Thread Selection Decode Execute Memory Access -------> Writeback
T2's pipeline Fetch Cache Thread Selection Decode Execute Memory Access Bypass Writeback

Read more about this topic:  Ultra SPARC T2

Famous quotes containing the words core and/or pipeline:

    “True, there are architects so called in this country, and I have heard of one at least possessed with the idea of making architectural ornaments have a core of truth, a necessity, and hence a beauty, as if it were a revelation to him. All very well perhaps from his point of view, but only a little better than the common dilettantism.”
    —Henry David Thoreau (1817–1862)

    “Even in the pink crib
    the somehow deficient,
    the somehow maimed,
    are thought to have
    a special pipeline to the mystical....”
    —Anne Sexton (1928–1974)