Standard Parasitic Exchange Format (SPEF) is an IEEE standard for representing parasitic data of wires in a chip in ASCII format. Resistance, capacitance and inductance of wires in a chip are known as parasitic data. SPEF is used for delay calculation and ensuring signal integrity of a chip which eventually determines its speed of operation.
SPEF is most popular specification for parasitic exchange between different tools of EDA domain during any phase of design.
The specification for SPEF is a part of standard 1481-1999 IEEE Standard for Integrated Circuit (IC) Delay and Power Calculation System . Latest version of SPEF is part of 1481-2009 IEEE Standard for Integrated Circuit (IC) Open Library Architecture (OLA) .
SPEF is extracted after routing in Place and route stage. This helps in accurate calculation of IR-drop analysis and other analysis after routing. This file contains the R and C paramaters depending on the placement of our tile/block and the routing among the placed cells..
Read more about Standard Parasitic Exchange Format: SPEF Syntax, The Difference Between Parasitic Data Formats
Famous quotes containing the words standard, parasitic and/or exchange:
“An indirect quotation we can usually expect to rate only as better or worse, more or less faithful, and we cannot even hope for a strict standard of more and less; what is involved is evaluation, relative to special purposes, of an essentially dramatic act.”
—Willard Van Orman Quine (b. 1908)
“It will always be found that one flourishing institution exists and battens on another mouldering one. The Present itself is parasitic to this extent.”
—Henry David Thoreau (1817–1862)
“I sometimes feel a great ennui, profound emptiness, doubts which sneer in my face in the midst of the most spontaneous satisfactions. Well, I would not exchange all that for anything, because it seems to me, in my conscience, that I am doing my duty, that I am obeying a superior fatality, that I am following the Good and that I am in the Right.”
—Gustave Flaubert (1821–1880)