Taxonomy of Yield Loss Mechanisms
The most important yield loss models (YLMs) for VLSI ICs can be classified into several categories based on their nature.
- Functional yield loss is still the dominant factor and is caused by mechanisms such as misprocessing (e.g., equipment-related problems), systematic effects such as printability or planarization problems, and purely random defects.
- High-performance products may exhibit parametric design marginalities caused by either process fluctuations or environmental factors (such as supply voltage or temperature).
- The test-related yield losses, which are caused by incorrect testing, can also play a significant role.
Read more about this topic: Design For Manufacturability (IC)
Famous quotes containing the words yield and/or loss:
“Quarrel not at all. No man resolved to make the most of himself, can spare time for personal contention. Still less can he afford to take all the consequences, including the vitiating of his temper, and the loss of self-control. Yield larger things to which you can show no more than equal right; and yield lesser ones, though clearly your own. Better give your path to a dog, than be bitten by him in contesting for the right. Even killing the dog would not cure the bite.”
—Abraham Lincoln (1809–1865)
“There is no greater wealth than Virtue,
and no greater loss than to forget it.”
—Tiruvalluvar (c. 5th century A.D.)